

FIG. 1







FIGURE 2



FIG_3




REGULAR ACCESS




FIG_4


REJECT (NACK) CONTROL PACKET



FIG_5





FIG_6




FIG_ZA

VOLTAGE LOGICAL
VALUE







FIG_8A



FIG_8B

FIG. 5





F/G. 10

FIG. III




FIG. 12






FIGURE 13





FIG_15

